Synchronous Ethernet WAN PLL™

The 82V3391 is an integrated, single-chip solution for the Synchronous Equipment Timing Source for Stratum 3, Stratum 4E, Stratum 4, SMC, EEC-Option1, EEC-Option2 clocks in SONET / SDH / Synchronous Ethernet equipment, DWDM and Wireless base station. The device supports several types of input clock sources: recovered clock from Synchronous Ethernet, STM-N or OC-n, PDH network synchronization timing and external synchronization reference timing. The device consists of T0 and T4 paths. The T0 path is a high quality and highly configurable path to provide system clock for node timing synchronization within a SONET / SDH / Synchronous Ethernet network. The T4 path is simpler and less configurable for equipment synchronization. The T4 path locks independently from the T0 path or locks to the T0 path. An input clock is automatically or manually selected for T0 and T4 path. Both the T0 and T4 paths support three primary operating modes: Free-Run, Locked and Holdover. In Free-Run mode, the DPLL refers to the master clock. In Locked mode, the DPLL locks to the selected input clock. In Holdover mode, the DPLL resorts to the frequency data acquired in Locked mode. Whatever the operating mode is, the DPLL gives a stable performance without being affected by operating conditions or silicon process variations. There are 2 high performance APLLs that can be used for low jitter SONET and Ethernet Clocks The device provides programmable DPLL bandwidths: 0.5 mHz to 560 Hz in 19 steps and damping factors: 1.2 to 20 in 5 steps. Different settings cover all SONET / SDH clock synchronization requirements. A highly stable input is required for the master clock in different applications. The master clock is used as a reference clock for all the internal circuits in the device. It can be calibrated within ±741 ppm. All the read/write registers are accessed through a microprocessor interface. The device supports six microprocessor interface modes: EPROM, Multiplexed, Intel, Motorola, I2C and Serial. In general, the device can be used in Master/Slave application. In this application, two devices should be used together to enable system protection against single chip failure.

Features

  • Single chip PLL:
  • Features 0.5 mHz to 560 Hz bandwidth
  • Provides node clock for ITU-T G.8261/G.8262 Synchronous Ethernet (SyncE)
  • Exceeds GR-253-CORE (OC-192) and ITU-T G.813 (STM-64) jitter generation requirements
  • Provides node clocks for Cellular and WLL base-station (GSM and 3G networks)
  • Provides clocks for DSL access concentrators (DSLAM), especially for Japan TCM-ISDN network timing based ADSL equipments
  • Provides clocks for 1 Gigabit and 10 Gigabit Ethernet application
  • Supports clock generation for IEEE-1588 applications
  • Provides an integrated single-chip solution for Synchronous Equipment Timing Source, including Stratum 3, Stratum 4E, Stratum 4, SMC, EEC-Option 1 and EEC-Option 2 Clocks
  • Supports 1PPS input and output
  • Employs PLL architecture to feature excellent jitter performance and minimize the number of external components
  • Integrates T4 DPLL and T0 DPLL
  • T4 DPLL locks independently or locks to T0 DPLL
  • Supports programmable DPLL bandwidth (0.5 mHz to 560 Hz in 19 steps) and damping factor (1.2 to 20 in 5 steps)
  • Supports 1.1X10-5 ppm absolute holdover accuracy and 4.4X10-8 ppm instantaneous holdover accuracy
  • Supports hitless reference switching to minimize phase transients on T0 DPLL output to be no more than 0.61 ns
  • Supports programmable input-to-output phase offset adjustment
  • Limits the phase and frequency offset of the outputs
  • Provides OUT1~OUT7 output clocks whose frequency cover from 1PPS to 644.53125 MHz
  • Includes 25 MHz, 125 MHz and 156.25 MHz for CMOS outputs
  • Includes 25.78125 MHz, 128.90625 MHz and 161.1328125 MHz for CMOS outputs
  • Includes 25 MHz, 125 MHz, 156.25 MHz, 312.5 MHz and 625 MHz for differential outputs
  • Includes 25.78125 MHz, 128.90625 MHz, 161.1328125 MHz, 322.265625 MHz and 644.53125 MHz for differential outputs
  • Provides OUT8 for composite clocks and OUT9 for 1.544 MHz/ 2.048 MHz (BITS/SSU)
  • Provides IN1 and IN2 for composite clocks
  • Provides IN3~IN14 input clocks whose frequencies cover from 2 kHz to 625 MHz
  • Includes 25MHz, 125 MHz and 156.25 MHz for CMOS inputs
  • Includes 25MHz, 156.25 MHz, 312.5 MHz and 625 MHz for differential inputs
  • Internal DCO can be controlled by an external processor to be used for IEEE-1588 clock generation
  • Supports Forced or Automatic operating mode switch controlled by an internal state machine. Automatic mode switch supports Free- Run, Locked and Holdover modes
  • Supports manual and automatic selected input clock switch
  • Supports automatic hitless selected input clock switch on clock failure
  • Supports three types of input clock sources: recovered clock from STM-N or OC-n, PDH network synchronization timing and external synchronization reference timing
  • Provides a 2 kHz, 4 kHz, or 8 kHz frame sync input signal, and a 2 kHz or 8 kHz frame sync output signal
  • Provides a 1PPS sync Input signal, and a 1PPS sync output signal
  • Provides output clocks for BITS, GPS, 3G, GSM, etc.
  • Supports AMI, PECL/LVDS and CMOS input/output technologies
  • Supports master clock calibration
  • Supports Master/Slave application (two chips used together) to enable system protection against single chip failure
  • Supports Telcordia GR-1244-CORE, Telcordia GR-253-CORE, ITU-T G.812, ITU-T G.8262. ITU-T G.813 and ITU-T G.783 Recommendations
  • Multiple microprocessor interface modes: EPROM, Multiplexed, Intel, Motorola, I2C and Serial
  • IEEE 1149.1 JTAG Boundary Scan
  • Single 3.3 V operation with 5 V tolerant CMOS I/Os
  • 100-pin TQFP package, green package options available

Product Options

Orderable Part ID Part Status Pkg. Code Pkg. Type Lead Count (#) Temp. Grade Pb (Lead) Free Carrier Type Buy Sample
82V3391BEQG Active EQG100 TQFP 100 C Yes Tray Availability
82V3391BEQG8 Active EQG100 TQFP 100 C Yes Reel Availability

技術資料

タイトル 他の言語 タイプ フォーマット ファイルサイズ 日付
データシート
IDT82V3391 Datasheet Datasheet PDF 1022 KB Nov 16, 2014
82V3391 Shortform Datasheet Short Form Datasheet PDF 54 KB Mar 4, 2012
ユーザーガイド
82V3391 Device Driver API Reference Manual Manual - Software PDF 4.34 MB Jun 12, 2013
アプリケーションノート、ホワイトペーパー
AN-828 Termination - LVPECL Application Note PDF 229 KB Jul 5, 2016
AN-807 Recommended Crystal Oscillators for NetSynchro WAN PLL Application Note PDF 77 KB Oct 27, 2016
AN-835 Differential Input with VCMR being VIH Referenced Application Note PDF 77 KB May 10, 2014
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 23, 2014
AN-846 Termination - LVDS Application Note PDF 50 KB May 12, 2014
AN-845 Termination - LVCMOS Application Note PDF 62 KB May 12, 2014
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 12, 2014
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 11, 2014
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 7, 2014
AN-839 RMS Phase Jitter Application Note PDF 149 KB May 6, 2014
AN-838 Peak-to-Peak Jitter Calculations Application Note PDF 32 KB May 6, 2014
AN-836 Differential Input to Accept Single-ended Levels Application Note PDF 37 KB May 5, 2014
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 23, 2014
AN-806 Power Supply Noise Rejection Application Note PDF 353 KB Jan 14, 2014
AN-805 Recommended Ferrite Beads Application Note PDF 38 KB Jan 14, 2014
PCN / PDN
PCN# : A1606-02 Add Greatek Taiwan as Alternate Assembly Product Change Notice PDF 567 KB Aug 25, 2016
PCN# : A1402-02 Alternate Assembly Locations Product Change Notice PDF 34 KB Sep 27, 2014
その他資料
Timing Fabric for Communications Equipment Overview Overview PDF 263 KB Dec 10, 2015
82V3391-WAN-PLL-ProductBrief Product Brief PDF 1 KB Dec 5, 2011