


Layout notes.

- Route power from bead through bulk capacitor pad then through 0.1uF capacitor pad then to clock chip Vdd pad.
- Do not share ground vias. One ground pin one ground via.
- Exposed pad must be grounded.
- See Bandwidth setting recommendation next page

s5:0: 1 = Stop low/low, 0 = Running
s6: 1 = Add 0xD2, 0 = Add 0xD0
s7: 1 = Enable, 0 = Pwr Dwn
s8: 1 = -0.5% Spread, MID = -.25%, 0 = No Spread





Integrated Device Technology, Inc

Title
9DBL0641 Reference Schematic.

Size A	Document Number <Doc>	Rev 0.3
-----------	--------------------------	------------


Date: Monday, January 07, 2019 Sheet 1 of 3



Bandwidth setting

1. If the ZDB is on an Add-In-Card (AIC) use PLL bypass mode.
2. If it is motherboard down and it is providing clocks to all PCIe devices including the Root Complex use High Bandwidth.

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<Rev Code>
Date:	Monday, January 07, 2019	Sheet 2 of 3



Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<Rev Code>
Date: Friday, June 26, 2015		Sheet 3 of 3